



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/678,766	10/02/2003	Eva Tois	SEPP21.001C1	1629

20995 7590 07/20/2005

KNOBBE MARTENS OLSON & BEAR LLP
2040 MAIN STREET
FOURTEENTH FLOOR
IRVINE, CA 92614

EXAMINER

SONG, MATTHEW J

ART UNIT PAPER NUMBER

1722

DATE MAILED: 07/20/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/678,766

Applicant(s)

TOIS ET AL.

Examiner

Matthew J. Song

Art Unit

1722

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 02 May 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-33 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-33 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

Claim-Rejections- 35 USC §103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

2. Claims 1-9, 11-18, and 21-33 are rejected under 35 U.S.C. 103(a) as being unpatentable over George et al ("Surface Chemistry for Atomic Layer Growth") in view of Suntola et al (US 6,015,590).

George et al discloses a method of atomic layer growth of SiO₂ using SiCl₄ and H₂O in an atomic layer epitaxial method. George et al also discloses deposition of other oxides such as Al₂O₃, SnO₂, TiO₂, ZrO₂, In₂O₃, and HfO₂ (pg 13122). George et al also discloses The surface functional groups also provide the technical means to alternate between various materials with

Art Unit: 1722

atomic layer control and form superlattices (pg 13131), this reads on applicants' multicomponent oxide thin film.

George et al does not disclose a multicomponent thin film comprising silicon and a transitional metal. George et al discloses ALE for a variety of oxide materials including SiO_2 and Al_2O_3 , SnO_2 , TiO_2 , ZrO_2 , In_2O_3 , and HfO_2 . Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to modify George et al by selecting silicon dioxide and Al_2O_3 , SnO_2 , TiO_2 , ZrO_2 , In_2O_3 , or HfO_2 because selection of a known material based on its suitability for its intended use is held to be obvious (MPEP 2144.07).

George et al does not teach purging the reactor with an inert gas after each pulsing.

In a method of growing thin films using atomic layer epitaxy, Suntola et al teaches an interval between reactant pulses for evacuation of the entire gas volume in an apparatus during the interval between two successive reactant pulses and an inactive gas, this reads on applicant's inert gas, may be advantageously introduced to the reaction space during the evacuation (col 11, ln 20-40). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify George et al by purging the reactor with an inactive gas to prevent CVD film growth conditions, which are detrimental in an atomic layer epitaxy process (col 7, ln 50 to col 8, ln 20), as taught by Suntola et al.

Referring to claim 2, George et al teaches the growth rate is dependent on the number of reaction cycles (pg 13127), this reads on applicant's process is repeated to form a layer of a desired thickness.

Referring to claim 3-7, George et al teaches using SiCl_4 , HfCl_4 and H_2O as reactants (pg 13122).

Art Unit: 1722

Referring to claim 8-9, George et al teaches deposition at 600 K (~327°C) (pg 13123).

Referring to claim 11-12, George et al teaches groove material with flat portions (Figure 1).

Referring to claim 13, George et al teach the deposition of dielectric films on trench or stacked capacitors for DRAM high storage memory (pg 13130).

Referring to claim 14-15, George et al teaches a superlattice structure formed by alternating various materials, which include HfO_2 , TiO_2 , Al_2O_3 and ZrO_2 (pg 13122 and 13131).

Referring to claim 16-18, George et al teaches SiO_2 gate oxides in MOSFET devices (pg 13121 col 1), deposition on a silicon surface (pg 13123 col 1) and the deposition higher dielectric gate oxide materials, such as TiO_2 and Al_2O_3 (pg 13130 col 2).

Referring to claim 22, the combination of George et al and Suntola et al teaches forming silicon oxide by pulsing a silicon compound followed by H_2O , forming a metal compound by pulsing a metal compound followed by H_2O (pg 13122) and purging the reactor between reactant pulses ('590 col 11, ln 30-40) to form a superlattice of various materials (pg 13131).

Referring to claim 24, the combination of George et al and Suntola et al teach self-limiting reactions (George et al Abstract).

3. Claims 1-9, 11-12, 14-15 and 19-33 are rejected under 35 U.S.C. 103(a) as being unpatentable over George et al ("Surface Chemistry for Atomic Layer Growth") in view of Suntola et al (US 6,015,590) as applied to claims 1-9, 11-12, 14-15, and 21-33 above, and further in view of Suntola ("Atomic Layer Epitaxy").

George et al and Suntola et al ('590) teach all of the limitations of claim 19, as discussed previously, except the ratio of silicon compound contacting steps to metal compound contacting steps.

In a method of atomic layer epitaxy, Suntola teaches controlled growth of one atomic layer at a time is an ideal opportunity for making layered superalloys and superlattice structures. Suntola also teaches an ordered superalloy structure can be made by alternate sequencing of components and ratios other than 1:1 of the alternating component can be achieved by proportional sequencing or proportional dosing (4.2.3 Heterostructures of III-V compounds, pg 296-297). Suntola also teaches an A_1A_2B superalloy and a $(A_1B_1)_1(A_2B_2)_1$ superlattice (Fig 23). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of George et al and Suntola et al ('590) by using a 1:1 ratio because conventional superlattices contain a 1:1 ratio, as taught by Suntola.

4. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over George et al ("Surface Chemistry for Atomic Layer Growth") in view of Suntola et al (US 6,015,590) as applied to claims 1-9, 11-12, 14-15, and 21-33 above, and further in view of Lowrey et al (US 5,891,744).

The combination of George et al and Suntola et al teach all of the limitations of claim 10, as discussed previously, except the thin multicomponent oxide is formed on a hemispherical grain structure.

In a method of monitoring the effects of hemispherical grains, Lowrey et al teach the capacitance of a polysilicon layer can be increased by increasing surface roughness of the

Art Unit: 1722

polysilicon film and one type of polysilicon film, which maximizes a roughness of an outer surface-is hemispherical grain polysilicon (col 1, ln 10-67). Lowery et al also teaches deposition of a dielectric on a hemispherical grain area, which forms a capacitor (col 4, ln 1-15).

The combination of George et al and Suntola et al teach the deposition of dielectric films on trench or stacked capacitors for DRAM high storage memory (George pg 13130 col 2). Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of George et al and Suntola et al by deposition the dielectric layer on a substrate having a hemispherical grain, as taught by Lowery et al, to enhance the capacitance of the capacitor.

Double Patenting

5. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

6. Claims 1-33 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 56-65 of copending Application No. 10/148,525 in view of Suntola et al (US 6,015,590).

Art Unit: 1722

10/148,525 claims a method of forming a multicomponent oxide using a ALD process comprising: contacting a substrate with a vaporized silicon compound, contacting the substrate with a vaporized metal compound and converting the silicon and metal compound to an oxide.

10/148,525 does not claim purging the reactor with an inert gas after each contacting the step and after each converting step.

In a method of growing thin films using atomic layer epitaxy, Suntola et al teaches an interval between reactant pulses for evacuation of the entire gas volume in an apparatus during the interval between two successive reactant pulses and an inactive gas, this reads on applicant's inert gas, may be advantageously introduced to the reaction space during the evacuation (col 11, ln 20-40). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify 10/148,525 by purging the reactor with an inactive gas to prevent CVD film growth conditions, which are detrimental in an atomic layer epitaxy process (col 7, ln 50 to col 8, ln 20), as taught by Suntola et al.

This is a provisional obviousness-type double patenting rejection.

Response to Arguments

7. Applicant's arguments filed 5/2/2005 have been fully considered but they are not persuasive.

Applicant's argument that George is entirely concerned with binary reactions used to deposit single oxide films is noted but is not found persuasive. George et al teaches forming SiO_2 and Al_2O_3 using binary reaction, as suggested by applicant, however George et al also suggests multicomponent oxides because George et al teaches alternating between various materials and

Art Unit: 1722

forming superlattices (pg 13131, col 1). It is also noted applicant's invention is also two sets binary reactions and ALD by definition is composed of binary reactions.

Applicant's argument that a superlattice comprising alternating binary oxides is not a tertiary oxide is noted but is not found persuasive. Applicants teach forming a multicomponent oxide, which reads on a tertiary oxide since the oxide is composed of three elements, is formed by vaporizing a metal source, supplying an oxygen source and then forming a silicon dioxide (pg 8 of the instant specification). The Examiner can determine no difference between applicant's method and the method of forming a superlattice suggested by George et al. Applicant's method utilizes a set of binary reactions to form a tertiary oxide and George et al suggests using binary reactions to form a superlattice. Applicant's allegation that there is a difference between a superlattice and a tertiary oxide is viewed as mere attorney argument, which lacks evidence; therefore is not found persuasive.

Applicant's argument that there is no suggestion to pick silicon dioxide and another metal oxide to form a multicomponent oxide is noted but is not found persuasive. George et al teaches SiO_2 , TiO_2 , or Al_2O_3 are gate oxide materials (pg 13130, col 2) and SiO_2 is well known in the art to be a commonly used dielectric; therefore it would have been obvious to a person of ordinary skill in the art to use silicon dioxide because it is used as a gate dielectric and is commonly used in the art. Furthermore, the combination of TiO_2 and SiO_2 layers is known in the art, as evidenced by Silverstein et al (US 4,467,238), Lehnmann et al (US 5,759,903) and Sandhu et al (US 6,313,035) below, which supports the Examiner's assertion that the selection of silicon oxide and a metal is not novel and would have been obvious to a person of ordinary skill in the

Art Unit: 1722

art at the time of the invention. Absent evidenced of new or unexpected results, the rejection is maintained.

Conclusion

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Kim et al (US 6,207,487) teaches a method of forming SiO₂ and other dielectrics using ALD (col 8-10).

Silverstein et al (US 4,467,238) teaches alternating layers of TiO₂ and SiO₂ layers (col 2, ln 40-60).

Lehmann et al (US 5,759,903) teaches a dielectric layer formed from a combination of silicon dioxide, or titanium dioxide (col 2, ln 55-65).

Sandhu et al (US 6,313,035) teaches a multi-component oxide layer comprises a silicon oxide and titanium oxide (claim 3).

9. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

Art Unit: 1722

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.


10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew J. Song whose telephone number is 571-272-1468. The examiner can normally be reached on M-F 9:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Duane Smith can be reached on 571-272-1166. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MJS
July 15, 2005

Matthew J Song
Examiner
Art Unit 1722



ROBERT KUNEMUND
PRIMARY EXAMINER